

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
18 March 2004 (18.03.2004)

PCT

(10) International Publication Number  
**WO 2004/023522 A2**

(51) International Patent Classification<sup>7</sup>: **H01L**  
(21) International Application Number:  
PCT/US2003/027421  
(22) International Filing Date:  
2 September 2003 (02.09.2003)  
(25) Filing Language: English  
(26) Publication Language: English  
(30) Priority Data:  
60/408,254 4 September 2002 (04.09.2002) US  
10/446,532 27 May 2003 (27.05.2003) US  
(71) Applicant: CREE, INC. [US/US]; 4600 Silicon Drive,  
Durham, NC 27703 (US).  
(72) Inventor: LOH, Ban, P.; 8 Trescott Drive, Durham, NC  
27703 (US).  
(74) Agent: CHUNG, James, D.; Silicon Edge Law Group  
LLP, 6601 Koll Center Parkway, Suite 245, Pleasanton, CA  
94566 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,  
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,  
UG, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,  
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,  
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,  
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

- as to applicant's entitlement to apply for and be granted a  
patent (Rule 4.17(ii)) for all designations
- as to the applicant's entitlement to claim the priority of the  
earlier application (Rule 4.17(iii)) for all designations

[Continued on next page]

(54) Title: POWER SURFACE MOUNT LIGHT EMITTING DIE PACKAGE



(57) Abstract: A light emitting die package (10) is disclosed. The die package (10) includes a substrate (20), a reflector plate (40), and a lens (50). The substrate (20) is made from thermally conductive but electrically insulating material. The substrate (20) has traces (22, 24) for connecting an external electrical power source to a light emitting diode (LED) (60) at a mounting pad (28). The reflector plate (40) is coupled to the substrate (20) and substantially surrounds the mounting pad (28). The lens (50) is free to move relative to the reflector plate (40) and is capable of being raised or lowered by the encapsulant (46) that wets and adheres to it and is placed at an optimal distance from the LED chip (s). The lens (50) can be coated with any optical system of chemical that affects the performance of the device (10). Heat generated by the LED (60) during operation is drawn away from the LED (60) by both the substrate (20) (acting as a bottom heat sink) and the reflector plate (40) (acting as a top heat sink). The

reflector plate (40) includes a reflective surface (42) to direct light from the LED (60) in a desired direction.

WO 2004/023522 A2



**Published:**

— without international search report and to be republished  
upon receipt of that report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**POWER SURFACE MOUNT LIGHT EMITTING DIE PACKAGE****PRIORITY**

[0001] This application claims the benefit of U.S. Provisional Patent Application No. 60/408,254 filed September 4, 2002 entitled "Power-SMT, LED Package with Dual Heat-Sinks and an Optical System or Chemical-Coated Lens."

**BACKGROUND**

[0002] The present invention relates to the field of packaging semiconductor devices, and more particularly to packaging light emitting diodes.

[0003] Light emitting diodes (LEDs) are often packaged within leadframe packages. A leadframe package typically includes a molded or cast plastic body that encapsulates an LED, a lens portion, and thin metal leads connected to the LED and extending outside the body. The metal leads of the leadframe package serve as the conduit to supply the LED with electrical power and, at the same time, may act to draw heat away from the LED. Heat is generated by the LED when power is applied to the LED to produce light. A portion of the leads extends out from the package body for connection to circuits external to the leadframe package.

[0004] Some of the heat generated by the LED is dissipated by the plastic package body; however, most of the heat is drawn away from the LED via the metal components of the package. The metal leads are typically very thin and has a small cross section. For this reason, capacity of the

metal leads to remove heat from the LED is limited. This limits the amount of power that can be sent to the LED thereby limiting the amount of light that can be generated by the LED.

[0005] To increase the capacity of an LED package to dissipate heat, in one LED package design, a heat sink slug is introduced into the package. The heat sink slug draws heat from the LED chip. Hence, it increases the capacity of the LED package to dissipate heat. However, this design introduces empty spaces within the package that is to be filled with an encapsulant to protect the LED chip. Furthermore, due to significant differences in CTE (coefficient of thermal expansion) between various components inside the LED package, bubbles tend to form inside the encapsulant or the encapsulant tends to delaminate from various portions within the package. This adversely affects the light output and reliability of the product. In addition, this design includes a pair of flimsy leads which are typically soldered by a hot-iron. This manufacturing process is incompatible with convenient surface mounting technology (SMT) that is popular in the art of electronic board assembly.

[0006] In another LED package design, the leads of the leadframe package have differing thicknesses extended (in various shapes and configurations) beyond the immediate edge of the LED package body. A thicker lead is utilized as a heat-spreader and the LED chip is mounted on it. This arrangement allows heat generated by the LED chip to dissipate through the thicker lead which is often connected to an external heat sink. This design is inherently unreliable due to significant difference in coefficient of thermal expansion (CTE) between the plastic body and the leadframe material. When subjected

to temperature cycles, its rigid plastic body that adheres to the metal leads experiences high degree of thermal stresses in many directions. This potentially leads to various undesirable results such as cracking of the plastic body, separation of the plastic body from the LED chip, breaking of the bond wires, delaminating of the plastic body at the interfaces where it bonds to various parts, or resulting in a combination of these outcomes. In addition, the extended leads increase the package size and its footprint. For this reason, it is difficult to populate these LED packages in a dense cluster on a printed circuit board (PCB) to generate brighter light.

[0007] Another disadvantage of the current leadframe design is that the thick lead cannot be made or stamped into a fine circuit for flip-chip mounting of a LED - which is commonly used by some manufacturers for cost-effective manufacturing and device performance.

[0008] Consequently, there remains a need for an improved LED package that overcomes or alleviates one or more of the shortcomings of the prior art packages.

#### SUMMARY

[0009] The need is met by the present invention. Embodiments of the present invention provide a package for a semiconductor die such as a light emitting diode, the package including a substrate having traces for connecting to a light emitting diode at a mounting pad, a reflector plate coupled to the substrate and substantially surrounding the mounting pad, and lens substantially covering the mounting pad.

[0010] Other embodiments of the present invention provide a semiconductor die package includes a bottom heat sink and a top heat sink. The bottom heat sink has traces on its

top surface. A semiconductor chip is mounted on the top surface of the bottom heat sink and electrically connected to the traces. The top heat sink is coupled to the bottom heat sink.

[0011] Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0012] Figure 1A is a perspective view of a semiconductor die package according to one embodiment of the present invention;

[0013] Figure 1B is an exploded perspective view of the semiconductor package of Figure 1A;

[0014] Figure 2A is a top view of a portion of the semiconductor package of Figure 1A;

[0015] Figure 2B is a side view of a portion of the semiconductor package of Figure 1A;

[0016] Figure 2C is a front view of a portion of the semiconductor package of Figure 1A;

[0017] Figure 2D is a bottom view of a portion of the semiconductor package of Figure 1A;

[0018] Figure 3 is a cut-away side view of portions of the semiconductor package of Figure 1A;

[0019] Figure 4 is a side view of the semiconductor package of Figure 1A with additional elements;

[0020] Figure 5 is an exploded perspective view of a semiconductor die package according to another embodiment of the present invention;

[0021] Figure 6A is a top view of a portion of the semiconductor package of Figure 5;

- [0022] Figure 6B is a side view of a portion of the semiconductor package of Figure 5;
- [0023] Figure 6C is a front view of a portion of the semiconductor package of Figure 5; and
- [0024] Figure 6D is a bottom view of a portion of the semiconductor package of Figure 5.

#### DETAILED DESCRIPTION

[0025] The present invention will now be described with reference to the Figures 1 through 6D, which illustrate various embodiments of the present invention. As illustrated in the Figures, the sizes of layers or regions are exaggerated for illustrative purposes and, thus, are provided to illustrate the general structures of the present invention. Furthermore, various aspects of the present invention are described with reference to a layer or structure being formed on a substrate or other layer or structure. As will be appreciated by those of skill in the art, references to a layer being formed "on" another layer or substrate contemplates that additional layers may intervene. References to a layer being formed on another layer or substrate without an intervening layer are described herein as being formed "directly on" the layer or substrate. Furthermore, relative terms such as beneath may be used herein to describe one layer or regions relationship to another layer or region as illustrated in the Figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, layers or regions described as "beneath" other layers or regions would now be oriented "above" these other layers or regions. The term

"beneath" is intended to encompass both above and beneath in this situation. Like numbers refer to like elements throughout.

[0026] As shown in the figures for the purposes of illustration, embodiments of the present invention are exemplified by a light emitting die package including a bottom heat sink (substrate) having traces for connecting to a light emitting diode at a mounting pad and a top heat sink (reflector plate) substantially surrounding the mounting pad. A lens covers the mounting pad. In effect, the die package according to some embodiments of the present invention comprises a two part heat sink with the bottom heat sink utilized (in addition to its utility for drawing and dissipating heat) as the substrate on which the LED is mounted and connected, and the top heat sink utilized (in addition to its utility for drawing and dissipating heat) as a reflector plate to direct light produced by the LED. Because both the bottom and the top heat sinks draw heat away from the LED, more power can be delivered to the LED, and the LED can thereby produce more light.

[0027] Further, in the present invention, the body of the die package itself may act as the heat sink removing heat from the LED and dissipating it. For this reason, the LED die package of the present invention may not require a separate heat sink slugs or leads that extend away from the package. Accordingly, the LED die package of the present invention may be more compact, more reliable, and less costly to manufacture than the die packages of the prior art.

[0028] Figure 1A is a perspective view of a semiconductor die package 10 according to one embodiment of the present invention and Figure 1B is an exploded perspective view



of the semiconductor package of Figure 1A. Referring to Figures 1A and 1B, the light emitting die package 10 of the present invention includes a bottom heat sink 20, a top heat sink 40, and a lens 50.

[0029] The bottom heat sink 20 is illustrated in more detail in Figures 2A through 2D. Figures 2A, 2B, 2C, and 2D provide, respectively, a top view, a side view, a front view, and a bottom view of the bottom heat sink 20 of Figure 1A. Further, Figure 2C also shows an LED assembly 60 in addition to the front view of the bottom heat sink 20. The LED assembly 60 is also illustrated in Figure 1B. Referring to Figures 1A through 2D, the bottom heat sink 20 provides support for electrical traces 22 and 24; for solder pads 26, 32, and 34; and for the LED assembly 60. For this reason, the bottom heat sink 20 is also referred to as a substrate 20. In the Figures, to avoid clutter, only representative solder pads 26, 32, and 34 are indicated with reference numbers. The traces 22 and 24 and the solder pads 32, 34, and 36 can be fabricated using conductive material. Further, additional traces and connections can be fabricated on the top, side, or bottom of the substrate 20, or layered within the substrate 20. The traces 22 and 24, the solder pads 32, 34, and 36, and any other connections can be interconnected to each other in any combinations using known methods, for example via holes.

[0030] The substrate 20 is made of material having high thermal conductivity but is electrically insulating, for example, aluminum nitride (AlN) or alumina (Al<sub>2</sub>O<sub>3</sub>). Dimensions of the substrate 20 can vary widely depending on application and processes used to manufacture the die package 10. For example, in the illustrated embodiment, the substrate 20 may have dimensions ranging from

fractions of millimeters (mm) to tens of millimeters. Although the present invention is not limited to particular dimensions, one specific embodiment of the die package 10 of the present invention is illustrated in Figures having the dimensions denoted therein. All dimensions shown in the Figures are in millimeters (for lengths, widths, heights, and radii) and degrees (for angles) except as otherwise designated in the Figures, in the Specification herein, or both.

[0031] The substrate 20, in the illustrated embodiment, has a top surface 21, the top surface 21 including the electrical traces 22 and 24. The traces 22 and 24 provide electrical connections from the solder pads (for example top solder pads 26) to a mounting pad 28. The top solder pads 26 are portions of the traces 22 and 24 generally proximal to sides of the substrate 20. The top solder pads 26 are electrically connected to side solder pads 32. The mounting pad 28 is a portion of the top surface (including portions of the trace 22, the trace 24, or both) where the LED assembly 60 is mounted. Typically the mounting pad 28 is generally located proximal to center of the top surface 21. In alternative embodiments of the present invention, the LED assembly 60 can be replaced by other semiconductor circuits or chips.

[0032] The traces 22 and 24 provide electrical routes to allow the LED assembly 60 to electrically connect to the solder pads 26, 32, or 34. Accordingly, some of the traces are referred to as first traces 22 while other traces are referred to as second traces 24. In the illustrated embodiment, the mounting pad 28 includes portions of both the first traces 22 and the second traces 24. In the illustrated example, the LED assembly 60 is placed on the first trace 22 portion of the

mounting pad 28 thereby making contact with the first trace 22. In the illustrated embodiment, top of the LED assembly 60 and the second traces 24 are connected to each other via a bond wire 62. Depending on the construction and orientation of LED assembly 60, first traces 22 may provide anode (positive) connections and second traces 24 may comprise cathode (negative) connections for the LED assembly 60 (or vice versa).

[0033] The LED assembly 60 can include additional elements. For example, in Figures 1B and 2C, the LED assembly 60 is illustrated including the LED bond wire 62, an LED subassembly 64, and a light emitting diode (LED) 66. Such LED subassembly 64 is known in the art and is illustrated for the purposes of discussing the invention and is not meant to be a limitation of the present invention. In the Figures, the LED assembly 60 is shown die-attached to the substrate 20. In alternative embodiments, the mounting pad 28 can be configured to allow flip-chip attachment of the LED assembly 60. Additionally, multiple LED assemblies can be mounted on the mounting pad 28. In alternative embodiments, the LED assembly 60 can be mounted over multiple traces. This is especially true if flip-chip technology is used.

[0034] The topology of the traces 22 and 24 can vary widely from the topology illustrated in the Figures while still remaining within the scope of the present invention. In the Figures, three separate cathode (negative) traces 24 are shown to illustrate that three LED assemblies can be placed on the mounting pad 28, each connected to a different cathode (negative) trace; thus, the three LED assemblies may be separately electrically controllable. The traces 22 and 24 are made of conductive material such as gold, silver, tin, or other metals. The traces 22 and

24 can have dimensions as illustrated in the Figures and having thickness in the order of microns or tens of microns depending on application. For example, the traces 22 and 24 can be 15 microns thick. Figures 1A and 2A illustrate an orientation marking 27. Such markings can be used to identify the proper orientation of the die package 10 even after assembling the die package 10. The orientation marking 27 is not a via or a through hole. The traces 22 and 24, as illustrated, can extend from the mounting pad 28 to sides of the substrate 20.

[0035] Continuing to refer to Figures 1A through 2D, the substrate 20 defines semi-cylindrical spaces 23 and quarter-cylindrical spaces 25 proximal to its sides. In the Figures, to avoid clutter, only representative spaces 23 and 25 are indicated with reference numbers. The semi-cylindrical spaces 23 and the quarter-cylindrical spaces 25 provide spaces for solder to flow-through and solidify-in when the die package 10 is attached to a printed circuit board (PCB) or another apparatus (not shown) to which the die package 10 is a component thereof. Moreover, the semi-cylindrical spaces 23 and the quarter-cylindrical spaces 25 provide convenient delineation and break points during the manufacturing process.

[0036] The substrate 20 can be manufactured as one individual section of a strip or a plate having a plurality of adjacent sections, each section being a substrate 20. Alternatively, the substrate 20 can be manufactured as one individual section of an array of sections, the array having multiple rows and columns of adjacent sections. In such configuration, the semi-cylindrical spaces 23 and quarter-cylindrical spaces 25

can be utilized as tooling holes for the strip, the plate, or the array during the manufacturing process.

[0037] Furthermore, the semi-cylindrical spaces 23 and the quarter-cylindrical spaces 25, combined with scribed grooves or other etchings between the sections, assist in separating each individual substrate from the strip, the plate, or the wafer. The separation can be accomplished by introducing physical stress to the perforation (semi through holes at a close pitch) or scribe lines made by laser, or premolded, or etched lines (crossing the semi-cylindrical spaces 23 and the quarter-cylindrical spaces 25) by bending the strip, the plate, or the wafer. These features simplify the manufacturing process thus reducing costs by eliminating the need for special carrier fixtures to handle individual unit of the substrate 20 during the manufacturing process. Furthermore, the semi-cylindrical spaces 23 and the quarter-cylindrical spaces 25 serve as via holes connecting the top solder pads 26, the side solder pads 32, and the bottom solder pads 34.

[0038] The substrate 20 has a bottom surface 29 including a thermal contact pad 36. The thermal contact pad 36 can be fabricated using material having high thermally and electrically conductive material such as gold, silver, tin, or other material including but not limited to precious metals.

[0039] Figure 3 illustrates a cut-away side view of portions of the semiconductor package of Figures 1A and 1B. In particular, the Figure 3 illustrates a cut-away side view of the top heat sink 40 and the lens 50. Referring to Figures 1A, 1B, and 3, the top heat sink 40 is made from material having high thermal conductivity such as aluminum, copper, ceramics, plastics, composites, or a combination of these materials. A high temperature,

mechanically tough, dielectric material can be used to overcoat the traces 22 and 24 (with the exception of the central die-attach area) to seal the traces 22 and 24 and provide protection from physical and environmental harm such as scratches and oxidation. The overcoating process can be a part of the substrate manufacturing process. The overcoat, when used, may insulate the substrate 20 from the top heat sink 40. The overcoat may then be covered with a high temperature adhesive such as thermal interface material manufactured by THERMOSET that bonds the substrate 20 to the top heat sink 40.

[0040] The top heat sink 40 may include a reflective surface 42 substantially surrounding the LED assembly 60 mounted on the mounting pad 28 (of Figures 2A and 2C). When the top heat sink 40 is used to dissipate heat generated by the LED in the die package 10, it can be "top-mounted" directly on to an external heat sink by an adhesive or solder joint to dissipate heat efficiently. In another embodiment, if heat has to be dissipated by either a compressible or non-compressible medium such as air or cooling fluid, the top heat sink 40 may be made to equip with cooling fins or any feature that will enhance heat transfer between the top heat sink 40 and the cooling medium. In both of these embodiments, the electrical terminals and the bottom heat sink 20 of the die package 10, can still be connected to its application printed circuit board (PCB) using, for example, the normal surface-mount-technology (SMT) method.

[0041] The reflective surface 42 reflects portions of light from the LED assembly 60 as illustrated by sample light rays 63. Other portions of the light are not reflected by the reflective surface 42 as illustrated by sample light ray 61. Illustrative light rays 61 and 63 are not

meant to represent light traces often use in the optical arts. For efficient reflection of the light, the top heat sink 40 is preferably made from material that can be polished, coined, molded, or any combination of these. Alternatively, to achieve high reflectivity, the optical reflective surface 42 or the entire heat sink 40 can be plated or deposited with high reflective material such as silver, aluminum, or any substance that serves the purpose. For this reason, the top heat sink 40 is also referred to as a reflector plate 40. The reflector plate 40 is made of material having high thermal conductivity if and when required by the thermal performance of the package 10. In the illustrated embodiment, the reflective surface 42 is illustrated as a flat surface at an angle, for example 45 degrees, relative to the reflective plate's horizontal plane. The present invention is not limited to the illustrated embodiment. For example, the reflective surface 42 can be at a different angle relative to the reflective plate's horizontal plane. Alternatively, the reflective plate can have a parabolic, toroid or any other shape that helps to meet the desired spectral luminous performance of the package.

[0042] The reflective plate 40 includes a ledge 44 for supporting and coupling with the lens 50. The LED assembly 60 is encapsulated within the die package 10 (of Figures 1A and 1B) using encapsulation material 46 such as, for example only, soft and elastic silicones or polymers. The encapsulation material 46 is preferably high temperature polymer with high light transmissivity and refractive index that matches or closely matches refractive index of the lens 50. The encapsulant 46 is

preferably not affected by most wavelengths that alter its light transmissivity or clarity.

[0043] The lens 50 is made from material having high light transmissivity such as, for example only, glass, quartz, high temperature and transparent plastic, or a combination of these materials. The lens 50 is placed on top of and adheres to the encapsulation material 46. The lens 50 is not rigidly bonded to the reflector 40. This "floating lens" design will ensure that the encapsulant 46 can expand and contract under high and low temperature conditions without problem. For instance, when the die package 10 is operating or being subjected to high temperature environment, encapsulant 46 experiences greater volumetric expansion than the cavity space that contains it. By allowing the lens 50 to float up somewhat freely on top of the encapsulant 46, no encapsulant will be squeezed out of its cavity space. Likewise, when the die package 10 is subjected to cold temperature, the encapsulant 46 will contract more than the other components that make up the cavity space for the encapsulant 46; the lens will float freely on top of the encapsulant 46 as the latter shrinks and its level drops. Hence, the reliability of the die package 10 is maintained over a relatively large temperature ranges as the thermal stresses induced on its encapsulant 46 is reduced by the floating lens design.

[0044] In some embodiments, the lens 50 defines a recess 52 having a curved, hemispherical, or other geometry, which can be filled with optical materials intended to influence or change the nature of the light emitted by the LED chip(s) before it leaves the die package 10. Examples of one type of optical materials are luminescence converting phosphors, dyes, fluorescent



polymers or other materials which absorb some of the light emitted by the chip(s) and re-emit light of different wavelengths. Examples of another type of optical materials are light diffusants such as calcium carbonate, scattering particles (such as Titanium oxides) or voids which disperse or scatter light. Any single or combination of the above materials can be applied on the lens to obtain certain spectral luminous performance.

[0045] Figure 4 illustrates the die package 10 coupled to an external heat sink 70. Referring to Figure 4, the thermal contact pad 36 can be attached to the external heat sink 70 using epoxy, solder, or any other thermally conductive adhesive, electrically conductive adhesive, or thermally and electrically conductive adhesive 74. The external heat sink 70 can be a printed circuit board (PCB) or other structure that draws heat from the die package 10. The external heat sink can include circuit elements (not shown) or heat dissipation fins 72 in various configurations.

[0046] An embodiment of the invention having certain alternate configuration is shown in Figures 5 through 6D. Portions of this second embodiment are similar to corresponding portions of the first embodiment illustrated in Figures 1A through 4. For convenience, portions of the second embodiment as illustrated in Figures 5 through 6D that are similar to portions of the first embodiment are assigned the same reference numerals, analogous but changed portions are assigned the same reference numerals accompanied by letter "a," and different portions are assigned different reference numerals.

[0047] Figure 5 is an exploded perspective view of an LED die package 10a in accordance with other embodiments of

the present invention. Referring to Figure 5, the light emitting die package 10a of the present invention includes a bottom heat sink (substrate) 20a, a top heat sink (reflector plate) 40a, and a lens 50.

[0048] Figures 6A, 6B, 6C, and 6D, provide, respectively, a top view, a side view a front view, and a bottom view of the substrate 20a of Figure 5. Referring to Figures 5 through 6D, in the illustrated embodiment, the substrate 20a includes one first trace 22a and four second traces 24a. These traces 22a and 24a have are configured differently than the traces 22 and 24 of Figure 2A. The substrate 20a includes flanges 31 that define latch spaces 33 for reception of legs 35 of the reflector plate 40a thereby mechanically engaging the reflector plate 40a with the substrate 20a.

[0049] From the foregoing, it will be apparent that the present invention is novel and offers advantages over the current art. Although specific embodiments of the invention are described and illustrated above, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. For example, differing configurations, sizes, or materials may be used to practice the present invention. The invention is limited by the claims that follow. In the following, claims drafted to take advantage of the "means or steps for" provision of 35 USC section 112 are identified by the phrase "means for."

## WHAT IS CLAIMED IS:

1. A light emitting die package comprising:  
a substrate having traces for connecting to a light emitting diode assembly at a mounting pad;  
a reflector plate coupled to said substrate and substantially surrounding the mounting pad; and  
lens substantially covering the mounting pad.
2. The light emitting die package recited in claim 1 further comprising a light emitting diode (LED) mounted on said substrate and connected to the traces of said substrate.
3. The light emitting die package recited in claim 2 wherein the LED is encapsulated within optically clear polymer.
4. The light emitting die package recited in claim 1 wherein said substrate comprises electrically insulating material having high thermal conductivity.
5. The light emitting die package recited in claim 1 wherein said substrate comprises thermally conductive material.
6. The light emitting die package recited in claim 1 further comprising an external heat sink coupled to said substrate.
7. The light emitting die package recited in claim 7 wherein said substrate has a bottom side plated with metals for coupling with said external heat sink.

8. The light emitting die package recited in claim 1 wherein at least one trace extends from the mounting pad to a side of said substrate.
9. The light emitting die package recited in claim 1 wherein said substrate comprises flanges along at least one side for mechanically engaging said reflector plate.
10. The light emitting die package recited in claim 1 wherein said reflector plate substantially surrounds the mounting pad.
11. The light emitting die package recited in claim 1 wherein said reflector plate defines a reflection surface.
12. The light emitting die package recited in claim 1 wherein said reflector plate comprises material having high thermal conductivity.
13. The light emitting die package recited in claim 1 wherein said reflector plate comprises at least one leg mechanically engaging said substrate for increased thermal transfer.
14. The light emitting die package recited in claim 1 wherein said reflector plate is connected to an external heat sink to allow heat from the package to be dissipated.

15. The light emitting die package recited in claim 1 wherein said reflector plate comprises cooling fins for heat dissipation.
16. The light emitting die package recited in claim 1 wherein said lens comprises a recess adapted to receive optical chemicals.
17. The light emitting die package recited in claim 1 wherein said lens comprises luminescence converting phosphors.
18. The light emitting die package recited in claim 1 wherein said lens comprises diffusant.
19. The light emitting die package recited in claim 1 wherein said lens comprises a phosphor.
20. A semiconductor die package comprising:
  - a bottom heat sink having traces on a top surface thereof;
  - a semiconductor chip mounted on the top surface of said bottom heat sink, said semiconductor chip electrically connected to the traces of said bottom heat sink; and
  - a top heat sink mechanically coupled to said bottom heat sink.
21. The semiconductor die package recited in claim 20 further comprising a light emitting diode (LED) mounted on said substrate and connected to the traces of said substrate.

22. The semiconductor die package recited in claim 21 wherein the LED is encapsulated.
23. The semiconductor die package recited in claim 20 wherein said substrate comprises electrically insulating material having high thermal conductivity.
24. The semiconductor die package recited in claim 20 further comprising an external heat sink coupled to said substrate.
25. The semiconductor die package recited in claim 24 wherein said substrate has a bottom side with thermal contact pad for coupling with said external heat sink.
26. The semiconductor die package recited in claim 20 further comprising mounting pads proximal to said mounting pad, said mounting pads adapted to allow a light emitting diode to be mounted on said substrate.
27. The semiconductor die package recited in claim 20 wherein at least one trace extends from top surface of said substrate to a side of said substrate.
28. The semiconductor die package recited in claim 20 wherein said substrate defines flanges along at least one side for mechanically engaging said reflector plate.
29. The semiconductor die package recited in claim 20 wherein said reflector plate substantially surrounds the mounting pad.

30. The semiconductor die package recited in claim 20 wherein said reflector plate defines a reflection surface.
31. The semiconductor die package recited in claim 20 wherein said reflector plate comprises material having high thermal conductivity.
32. The semiconductor die package recited in claim 20 wherein said reflector plate comprises legs mechanically engaging said substrate for increased thermal contact area.
33. The semiconductor die package recited in claim 20 wherein said lens comprising material is selected from a group consisting of glass, quartz, and high temperature plastic.
34. The semiconductor die package recited in claim 20 wherein said lens comprises luminescence converting phosphors.
35. The semiconductor die package recited in claim 20 wherein said lens comprises optical diffusant.
36. The semiconductor die package recited in claim 20 wherein said lens comprises a phosphor.
37. The semiconductor die package recited in claim 20 wherein said lens is placed over and adheres to encapsulant.

38. The semiconductor die package recited in claim 37 wherein said encapsulant comprises elastic material.
39. The semiconductor die package recited in claim 20 wherein said lens comprises material selected from a group consisting of glass and quartz.
40. The semiconductor die package recited in claim 20 wherein said lens comprises high transparent plastic material.



1 / 6

FIG. 1A





FIG. 1B



2 / 6




FIG. 2A

FIG. 2B




FIG. 2C

3 / 6




FIG. 2D




FIG. 3

4 / 6




FIG. 4

5 / 6




FIG. 5

6 / 6




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
18 March 2004 (18.03.2004)

PCT

(10) International Publication Number  
**WO 2004/023522 A3**

(51) International Patent Classification<sup>7</sup>: **H01L 29/22**,  
29/227

(21) International Application Number:  
PCT/US2003/027421

(22) International Filing Date:  
2 September 2003 (02.09.2003)

(25) Filing Language: English

(26) Publication Language: English

GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(30) Priority Data:  
60/408,254 4 September 2002 (04.09.2002) US  
10/446,532 27 May 2003 (27.05.2003) US

(71) Applicant: CREE, INC. [US/US]; 4600 Silicon Drive, Durham, NC 27703 (US).

(72) Inventor: LOH, Ban, P.; 8 Trescott Drive, Durham, NC 27703 (US).

(74) Agent: CHUNG, James, D.; Silicon Edge Law Group LLP, 6601 Koll Center Parkway, Suite 245, Pleasanton, CA 94566 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,

**Declarations under Rule 4.17:**

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations


**Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(88) Date of publication of the international search report:  
23 December 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: POWER SURFACE MOUNT LIGHT EMITTING DIE PACKAGE



(acting as a bottom heat sink) and the reflector plate (40) (acting as a top heat sink). The reflector plate (40) includes a reflective surface (42) to direct light from the LED (60) in a desired direction.

(57) Abstract: A light emitting die package (10) is disclosed. The die package (10) includes a substrate (20), a reflector plate (40), and a lens (50). The substrate (20) is made from thermally conductive but electrically insulating material. The substrate (20) has traces (22, 24) for connecting an external electrical power source to a light emitting diode (LED) (60) at a mounting pad (28). The reflector plate (40) is coupled to the substrate (20) and substantially surrounds the mounting pad (28). The lens (50) is free to move relative to the reflector plate (40) and is capable of being raised or lowered by the encapsulant (46) that wets and adheres to it and is placed at an optimal distance from the LED chip (s). The lens (50) can be coated with any optical system of chemical that affects the performance of the device (10). Heat generated by the LED (60) during operation is drawn away from the LED (60) by both the substrate (20)

WO 2004/023522 A3

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/27421

<b>A. CLASSIFICATION OF SUBJECT MATTER</b>				
IPC(7) : H01L 29/22, 29/227				
US CL : 98				
According to International Patent Classification (IPC) or to both national classification and IPC				
<b>B. FIELDS SEARCHED</b>				
Minimum documentation searched (classification system followed by classification symbols)				
U.S. : 257/81, 82, 88, 99, 98, 706, 707; 438/116				
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched				
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)				
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>				
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
A	US 6, 335, 548 A (Roberts et al) 1 January 2002, see entire document.	1-40		
A	US 6, 707, 069 A (Song et al) 16 March 2004, see entire document.	1-40		
A	US 6, 680, 491 A (Nakanishi et al) 20 January 2004, see entire document.	1-40		
A	US 6, 541, 800 A (Barnett et al) 01 April 2003, see entire document.	1-40		
A	US 6,274, 924 A (Carey et al) 14 August 2001, see entire document.	1-40		
A	US 4, 267, 559 (Johnson et al) 12 May 1981, see entire document.	1-40		
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.				
<table border="0"> <tr> <td> <p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"B" earlier application or patent published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </td> <td> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&amp;" document member of the same patent family</p> </td> </tr> </table>			<p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"B" earlier application or patent published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p>	<p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&amp;" document member of the same patent family</p>
<p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"B" earlier application or patent published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p>	<p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&amp;" document member of the same patent family</p>			
Date of the actual completion of the international search		Date of mailing of the international search report		
01 July 2004 (01.07.2004)		10 NOV 2004		
Name and mailing address of the ISA/US		Authorized officer		
Mail Stop PCT, Attn: ISA/US Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450		Tom Thomas		
Facsimile No. (703) 305-3230		Telephone No. 703 308-4924		